

Fig. 1




Fig. 2

The diagram illustrates a computer architecture with the following components and connections:

- PC Unit (45):** Contains PC Pipe & BTAC (64 entries). It connects to the MMU and the Instruction Virtual Address (IVA) bus.
- MMU (83):** Contains TLB (48 entries) and COPO Register. It connects to the TLB Refill Bus and the Scratchpad RAM.
- TLB Refill Bus (85):** Connects the MMU to the TLB and the DTLB.
- TLB (2 entries):** Receives Instruction Virtual Address (IVA) and outputs Instruction Physical Address (IPA).
- Instruction Cache (16 KB):** Receives IVA and outputs to the Instruction Issue Logic Staging Register.
- Instruction Issue Logic Staging Register:** Connects to the General Purpose Register (GPR).
- General Purpose Register (GPR):** 128 bits x 32. Connects to the Operand/Bypass Logic.
- Operand/Bypass Logic:** Connects to the FPR and the LS Pipe.
- FPR (32 bits x 32):** Connects to the LS Pipe.
- Virtual Address Computation Logic:** Receives IVA and outputs Data Virtual Address (DVA).
- Scratchpad RAM (16 KB):** Connects to the MMU and the Data Cache.
- Data Cache (8 KB):** Connects to the MMU and the DTLB.
- DTLB (4 entries):** Receives DVA and outputs Data Physical Address (DPA).
- Data Physical Address (DPA):** Connects to the LS Pipe.
- LS Pipe:** Connects to the BR Pipe.
- BR Pipe:** Connects to the I1 Pipe.
- I1 Pipe:** Connects to the I0 Pipe.
- I0 Pipe:** Connects to the C1 Pipe.
- C1 Pipe:** Connects to the C2 Pipe.
- C2 Pipe:** Connects to the Result and Move Buses.
- Result and Move Buses:** Connects to the BIU BUS.
- BIU BUS:** Connects to the Bus Interface Unit.
- Bus Interface Unit:** Connects to the CPU BUS.
- Uncached Accelerated Buffer (UCAB):** Connects to the WBB and the BIU BUS.
- WBB:** Connects to the UCAB and the BIU BUS.
- Response Buffer:** Connects to the BIU BUS.

Handwritten annotations include:

- 23: Arrow pointing to the top of the diagram.
- 49: Arrow pointing to the Instruction Cache.
- 53: Arrow pointing to the Instruction Issue Logic Staging Register.
- 55: Arrow pointing to the General Purpose Register (GPR).
- 59: Arrow pointing to the Operand/Bypass Logic.
- 69: Arrow pointing to the FPR.
- 73: Arrow pointing to the C2 Pipe.
- 57: Arrow pointing to the Result and Move Buses.
- 71: Arrow pointing to the C2 Pipe.
- 61: Arrow pointing to the C1 Pipe.
- 63: Arrow pointing to the I0 Pipe.
- 67: Arrow pointing to the I1 Pipe.
- 65: Arrow pointing to the DTLB.
- 75: Arrow pointing to the Data Cache.
- 77: Arrow pointing to the Scratchpad RAM.
- 79: Arrow pointing to the WBB.
- 81: Arrow pointing to the Response Buffer.
- 88: Arrow pointing to the BIU BUS.
- 89: Arrow pointing to the CPU BUS.

Fig. 3

09502671-021100




Fig. 4

The diagram illustrates a Vector Unit (VU) and its connection to a Vector Processing Unit (VPU). The VU (labeled 91) contains several internal components:

- Microinstruction fetch unit** (labeled 99) containing **Micro Mem** (4KByte or 16KByte).
- Upper Instruction** and **Lower Instruction** units (labeled 105 and 107 respectively).
- floating registers** (VF00-VF31, COF2 data register) (labeled 131).
- Upper Execution Unit** containing FMAC\*, FMAC, FMAC, and FMAC.
- Lower Execution Unit** containing FDIV, RANQUANT, LSU, IALU, and BRU.
- integer registers** (V00-V15) (labeled 133).
- special registers** (V16-V31) and **COF2 control register** (labeled 135 and 137).

Data flow is indicated by arrows with bit widths:

- A **bold line** represents a **128 bit** path from the Microinstruction fetch unit to the floating registers.
- 32-bit paths connect the Upper and Lower Instruction units to the floating registers and the Upper Execution Unit.
- 16-bit paths connect the Upper and Lower Instruction units to the integer registers.
- 32-bit paths connect the floating registers to the VPU Mem.
- 16-bit paths connect the integer registers to the VPU Mem.

The **Vector Processing Unit: VPU** (labeled 131) contains **VU Mem** (4KByte or 16KByte) and **VIF** (Vector Instruction Fetch). The VPU is connected to **External Units** via a bidirectional path.

Fig. 5

The diagram illustrates the internal architecture of a VPU (Video Processing Unit) and its connection to an external system. The VPU is connected to a **Main Bus** via a **99** interface. Inside the VPU, the **EE Core Cop2 Interface** (143) manages data flow with the **Upper Exec. Unit** and **Lower Exec. Unit**. The **Upper Exec. Unit** contains **FMAC** (139) and **128bit Floating Regs.** (128). The **Lower Exec. Unit** contains **FDSP** (131) and **Integer Regs.** (128). Both units interface with **micro Mem.** and **VU Mem.** (133) via **32** and **128** bit buses. A **93** interface connects the memory units to the **95** interface, which is linked to the **Main Bus**. The entire VPU block is labeled **93** and **95**.

Fig. 6

00502671.024400




Fig. 7

Fig. 8






Fig. 9

00502674 024400

00502671-024400




Fig. 10

001120" 12920560




Fig. 11




Fig. 12

0050654 034400




Fig. 13